Difference in SystemVerilog-2005 HDL simulation behavior between Quartus Prime and ModelSim

I am testing a SystemVerilog module by comparing the simulation results between the two following cases: Case 1: Compiling in Quartus Prime and then simulating in ModelSim-Intel Case 2: Compiling ...