pdewanga
New Contributor
3 years agoDetermining the Max payload size encoding
Hi Quartus Support Team,
Attaching the screen-shot from the "L- and H-tile Avalon® Streaming and Single Root I/O Virtualization (SRIOV) Intel® FPGA IP for PCI Express* User Guide" Table 43.
What...
- 3 years ago
Hi,
Thanks for correcting me, my apologize for misunderstanding the question.
For your information the spec is not owned by intel, it is a general spec that all PCIe IP need to follow.
You can get the detail in "PCI Express® Base Specification" in the web.
For your question, I do help to printscreen it to you.
Max rd req sizeMax payload size
Hope this answer your question, Let me know if this is helpful to you.
Regards,
Wincent_Intel