Determine address width in Verilog HDL with $clog2

Dear all, Does anybody know how to use the Verilog HDL $clog2 math function with the Quartus II software? I am trying to use the clog2 (=ceil(log2(x))) function to calculate the address...