Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

Determine address width in Verilog HDL with $clog2

Dear all, Does anybody know how to use the Verilog HDL $clog2 math function with the Quartus II software? I am trying to use the clog2 (=ceil(log2(x))) function to calculate the address...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Quartus II 9.1 supports the built-in $clog2 function from Verilog 2005 in all Verilog and SystemVerilog modes. Yes, this technically goes beyond the standard but also matches the behavior of other tools.