Altera_Forum
Honored Contributor
13 years agoDetecting preamble
Hello, I am trying to write a program to detect preamble of the attached signal. I am getting "error 10500:VHDL syntax error" for following code in Quartus. Can anyone correct me? As I am new to VHDL...