Delaying signal in a specific wire using TimeQuest

jpcoelho,

I'm not sure what to tell you, other than what Tricky has already pointed out; You have a design problem, not a timing problem.

You need to take a step back and understand the overall nature of synchronous logic design. You'll see that its great virtue is that most timing problems "take care of themselves".