Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

Defining Symbol-File in VHDL. Is this possible?

Hi, I'm just curious, is there a way to describe how Quartus should create a Symbol-File in VHDL? :confused: My intention is to tell the "Symbol-File-Generator" that for example an Input h...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

--- Quote Start ---

You can even define some special VHDL comments or private attributes that are read by the script and used to place the symbol ports.

--- Quote End ---

I think that's what I had in mind. But I have no clue how to do it.