Altera_ForumHonored Contributor12 years agoDefining Symbol-File in VHDL. Is this possible? Hi, I'm just curious, is there a way to describe how Quartus should create a Symbol-File in VHDL? :confused: My intention is to tell the "Symbol-File-Generator" that for example an Input h...Show More
Recent DiscussionsCompile option not saved (reversed to default)quartus pro 25.3 bug?SSLC Login Issue – "You need to enroll" loop after OTP verificationflexlm errorQuesta Sim on Windows - linking to external LIBSolved