Altera_ForumHonored Contributor12 years agoDefault port values missing error during compilation I have a small .bdf file and another VHDL file instantiated inside this .bdf. I created this bdf just to test the small VHDL file I am creating. The thing is that I test it step by step and I h...Show More
Recent DiscussionsCompile option not saved (reversed to default)quartus pro 25.3 bug?SSLC Login Issue – "You need to enroll" loop after OTP verificationflexlm errorQuesta Sim on Windows - linking to external LIBSolved