Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

Default port values missing error during compilation

I have a small .bdf file and another VHDL file instantiated inside this .bdf. I created this bdf just to test the small VHDL file I am creating. The thing is that I test it step by step and I h...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

You could connect the port to a constant, because it is clearly unconnected. Even better, dont use BDF at all (you cannot similate them, you have to convert it to VHDL anyway), use VHDL.