Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

declaration in vhdl

plese help me in debugging this error in vhdl my code contains the following statement fifo_out_port : OUT ARRAY8x8; and it gives the following error Error (10482): VHDL error at output_f...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

I don't know what base type you need, but declaring an array is done like this:

type my_array_t is array(integer range <>) of some_other_type;