Debugging Current State in Simulation (VHDL/Quartus)?

With default "one hot" encoding, you actually need to display a bit for each state, it's the same e.g. in SignalTap debugging. But I don't understand, why you create an output signal. You can simply include the internal state registers to your simulation waveform.