Forum Discussion
Altera_Forum
Honored Contributor
7 years agoFor people who may have the same issue, I've added a port map from the verilog file to my VHDL file.
For people who may have the same issue, I've added a port map from the verilog file to my VHDL file.