DDR2 Timing

I have a Cyclone IV design with Nios and a DDR2-RAM connected to the Nios.

There is an .sdc file generated by Quartus named "CPU1_DDR2_phy_ddr_timing.sdc". I think it is generated with a script.

Do I still need to constrain the timing of the DDR2?

Thanks for your support!