DCFIFO timing warning

Hi Community, I am developing a project for the Cyclone 10 LP. The project contains a dual clock Avalon FIFO Memory defined in the Platform Designer with the following parameters: <module nam...