Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

DCFIFO sample duplication problem

Dear fellow forum members, yesterday I encountered a strange problem when simulating a DCFIFO (Altera Megafunction). I attached a picture of the functiuonal simulation, created with Quartus 10...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

I'm using a FT2232H in synchronous mode, since this is the fastest transfer option for data (high data throughput is needed for the purpose of the whole design - in both directions).

The CLKOUT signal is the clock given to me from the FTDI (60MHz).

Your's sincerely,

Felix Lembcke