Cyclone V: FPGA to SDRAM interface not working

Hello. Part: Cyclone V 5CSXFC5D6F31C7, about 85% utilized. I've written RTL in verilog for a simple MM interface from the FPGA to SDRAM 1 HPS interface. I created a test bench utilizing an MM DRA...