Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

Cyclone IV DDR2 interface

Hello, I'm trying to instantiate a DDR2 controller within a Qsys/NIOS II system. In Qsys, the generation of the system has no issues. When I try to compile the design, I get the error: Erro...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

Hi,

I want to test one DDR2 memory using the example with ALTMEMPHY megafunction on cyclone IV, it compiles without errors or critical warnings, but when I use the ALTMEMPHY External Memory Interface Debug Toolkit it stops at the stage "Read resynchronisation phase calibration", anyone knows how to solve this?,

Thank you.