Forum Discussion

Honored Contributor

14 years ago

Critical Warning: Timing requirements for slow timing model timing analysis were not

Hello, I'm trying out a Rs-232 Receiver and Transmitter code in Quartus || version 9.0 Build 235 06/17/2009 SJ full version, i ma getting a following critical warning during the compilation stage ...

Altera_Forum

Honored Contributor

14 years ago

you need to add sdc file otherwise it defaults to some mystery violations... at least your clock frequency and io. look at examples of basic sdc in timequest resource centre altera website

Forum Discussion

Critical Warning: Timing requirements for slow timing model timing analysis were not

Recent Discussions

Interfacing Avalon Streaming FIFO IP with GTS Ethernet Hard IP

Invalid license key (inconsistent authentication code)

Regarding the issue of UFM not starting

ram retiming

Reset Release IP for Agilex needs Stratix 10 device files installed!