Corresponding begin/end statements

I've got a verilog code, and I'm just wondering if there was a tool which quickly found the begin and end statements corresponding with each other. Once the code starts getting big, it's pretty hair...