Correct way to use Components?

I want to use a component in my VHDL code but I'm not sure if I'm doing it correctly. LIBRARY ieee; USE ieee.std_logic_1164.all; USE ieee.std_logic_arith.all; USE ieee.std_logic_unsigned.all;...