Altera_ForumHonored Contributor14 years agoconnecting a single output to a bus Hello everyone, I am a beginner at FPGA and I'm pretty much stuck with what I think is a basic problem. I can't extract a single signal from a bus. I have data[7..0] and graphically connected an outp...Show More
Altera_ForumHonored Contributor14 years agoI think you can do it with the Wire block, but I think you still need the names.
Recent Discussionstiming violation fixQuartus Prime Lite 25.1 License Error - "Unable to checkout a license" (SALT_LICENSE_SERVER)Quartus Prime Pro 26.1 - Where to find Documentation of new Signaltap featuresError (292014): Can't find valid feature line for core SLL_CA_HBC_T001_Hyperbus_Memory_Controller_10Agilex 5 – Critical HSSI Error in JESD204B Example Design