Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Concatenation in VHDL

Hi, I have a question and maybe you can help me. I am writing a code in VHDL and I came across the following problem: I have a four-bit input, ranging from 0 to 9 with time, called "Hundre...