Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

Component syntax error - help fast

COMPONENT DIVIDER IS PORT ( NUMERATOR, DENOMINATOR: IN STD_LOGIC_VECTOR ( 9 DOWNTO 0 ); QUOTIENT, REMAINDER: OUT STD_LOGIC_VECTOR ( 9 DOWNTO 0 )); END COMPONENT; MODULE2: DI...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

Hi,

However, I see it very odd to infer a mult on an instantiation of a divider...would fellow ModelSim accept it? I doubt it.

Note also that the last odd statement in port declaration should not have semicolon(second post).

Kaz