Component syntax error - help fast

--- Quote Start ---

I can see an inferred multiplication on port map. Can you do that?

--- Quote End ---

Yes, the shown code would be completely accepted by Quartus with use ieee.std_logic_unsigned.all in effect, if appearing at the right place of a design, of course with the required signal and library definitions. I guess, it's just an overall design syntax problem. As said, not understandable from a snippet.