Compiling VHLD file in quartus

Question

I have been learning about quartus using

https://www.allaboutcircuits.com/projects/from-vhdl-code-to-real-hardware-designing-a-finite-state-machine/.

There's a VHDL file that I compiled in quartus for the EPM240 FPGA see attached. For a while it compiled correctly, eventually I got all kinds of error messages.

I compiled as Verilog HDL and VHDL, for a while it was fine as Verilog HDL, but eventually wouldn't compile.

Any thoughts?

fvm · Answer

Hi,forgot to tell the error messages.

fvm · Answer

The original VHDL file compiles without problems in Quartus 13.1. It should be however noted, that the default "one-hot" state encoding leads to a very inefficient counter implementation in 27 logic elements. Specifying sequential encoding, e.g. using synthesis attribute reduces resource utilization to 6 LE.

shengn_altera · Answer

The file had been compiled in VHDL without any problem as mentioned.

Forum Discussion

Compiling VHLD file in quartus

3 Replies

Recent Discussions

Installer cannot establish connection with SSL error

Duplicate_hierarchy_depth / duplicate_register

Is Quartus Prime Pro 22.4 Compatible with Stratix 10 NX Series Device 1SN21CEU2F55E2VG?

Unable to download Quartus

how to reduce clock skew between synchronous clock