How can i compile my design at various frequencies in quartus prime pro and see the resource utilizations for corresponding frequencies. please help me with this.
Thanks in advance....!
will changing the clock frequency in sdc file effect the resource utilization or it only for timing analysis like for setup and hold time violations info.