Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Compilation Dependent Behavior

Hey Everyone, I have been using the Quartus II Software IDE for awhile in order to create programmable logic designs, but recently I have become running into some issues that I have been unable...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

A few things to note

1 - Any change to the design will produce in a different compilation result. You can partition the design and lock down the partitions so they don't change between compilations if you'd like.

2 - I would first analyze your SRAM interface. Does it provide proper timing by design of all the data, address, and control signals?

3 - If the SRAM interface design is correct, proper timing constraints should take care of your problem. It's likely that you just haven't got the timing constraints quite right for your design.

If you are willing to post your design, we could take a look at it.

Jake