Forum Discussion
Altera_Forum
Honored Contributor
10 years agohm... have you seen generated RTL? it seems you need one or two more registers. does new value arrive every clock-cycle ?
is it just wire in synthesisdata_o_old <= data_o_new;
data_o <= data_o_old;