Combinational Loop In VHDL synthesis

--- Quote Start ---

Yes - best case is the design matches your RTL simulation results. Worst case it takes a long time to simulate and doesnt tell you alot.

Using the RTL only (using best practice) and good timing specs, I have never run a post synthesis simulation - as there has never been a need.

--- Quote End ---

The only real need these days is for an accurate power analysis using toggle info from the simulation.