Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

close loop at Test Bench

Hi , i want to close loop back at the Test bench between the transmitted data from transmitter to the receiver . both transmitter and receiver implemented at VHDL and they are known to the top ...