Altera_ForumHonored Contributor7 years agoclocks from PLL to megafunction sdc Hi! I'm a beginner in learning of constrains.I'm trying to write sdc-file for sdi megafunction. In UG for that megafunction altera offers the following: derive_clock_uncertainty create_clock ...Show More
Altera_ForumHonored Contributor7 years agoThanks for the answers, I'll start reading Rysc user guide!
Recent DiscussionsTiming analysis - long combinational pathQuartusPro 25.3 Crashed after using the Signal Tap Logic AnalyzerDuplicate_hierarchy_depth / duplicate_registerAutomatically added negative node for TDS output doesn't work with Agilex 5Quartus 20.1std compilation fails for Quartus map - Device 10AS057K2F40I1SG