clock settings assignments are ignored for wire and pll output

hi friends i need help about clock settings assignments

Q1: when i set clock assignments to a wire it is ignored but it is not come when i assign to a reg, there is any rule to assign clock settings, where do i get those rules?

Q2: pll output needs clock settings assignments ?

thanks,

sanjay Gandhi