Clock, PLL, driver placement

I have a design that places plls and clock drivers with a little bit interface planning in Quartus 18.0.1. But, Quartus 18.1 fails to find a placement solution on the same design. Using the interface...