Clock pessimism removal

I need to time constrain a source-synchronous interface between a Cyclone10GX and a LVDS camera interface running at ~596MBPS. (I'm using Quartus prime pro 19.3) The FPGA drives out a 124MHz clk ...