Forum Discussion
Altera_Forum
Honored Contributor
7 years agoHi All,
Would like to know if anybody has faced similar kind of issue, while doing host pipelining to cover the FPGA time wrt Host processing. Any help from Altera would be of great help. Thanks in Advance.