Altera_ForumHonored Contributor16 years agochoosing default synthesis for arithmatic operators Hello all, I have some verilog code that has many basic arithmatic symbols in it (+,-,*,/). Obviously the simple and perhaps also wise thing to do is to replace such operators with Mega-Wizard ...Show More
Recent DiscussionsUnable to download QuartusDuplicate_hierarchy_depth / duplicate_registerhow to reduce clock skew between synchronous clockQuartusPro 25.3 Crashed after using the Signal Tap Logic AnalyzerTiming analysis - long combinational path