Forum Discussion
Altera_Forum
Honored Contributor
8 years agochanging output from two always blocks
I'm new to verilog so please forgive any ignorance: i'm using the vga_adapter module which for the purpose of this question just requires an x and y value I use two always blocks to do ...
Altera_Forum
Honored Contributor
8 years agoHi Bobdoe,
Use If else statement like bellow . if (write_en) begin temp1<= x0; temp2<= y0; end else begin temp1<= x1; temp2<= y1; end Best Regards Vikas Jathar Intel Customer Support – Engineering (Under Contract to Intel