Carry Chain used as delay line - Problems with supllying LUT-s with ones and zeros

Possible you may do this, by using start stop two phased clocks, just make sure your testing clock half period is long enough to cover your tdc total delay time, i.e. testing clock should be quite low in its frequency... Then you need to read and save the data for further analysis at the test clock rate...