Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorCarry Chain used as delay line - Problems with supllying LUT-s with ones and zeros
I am trying to implement carry chain with Cyclone IV FPGA. I will use carry chain as delay line so here is quick explanation of my program: When input signal "START" goes high, signal starts to pro...
Altera_ForumHonored Contributor
Honored ContributorYeah, I think I understood correctly, just what I was thinking is that signals run continuously :-)
I know that paper, is one from my list I selected for guidance. Now let's see how two newbie will handle this issue :-)
