Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

Cannot find what does it mean $ and #

Hello! Please explain me what does mean operators $ and# in a such string: aneb_result_wire[] = ((data_wire[0..0] $ data_wire[1..1])# (data_wire[2..2] $ data_wire[3..3])); I have been seek...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

--- Quote Start ---

This isnt VHDL. what language are you refering to.

--- Quote End ---

Really??? I carefully looked on project and noticed, that some modules (and this one ) pointed as AHDL. I am beginner and didn't give heed to this.

Thank you. And excuse me for my unvigilance.