Cannot drive PLL from a altclkctrl block

I am working on a MAX10 10M50 device with Quartus Prime lite 2021.1.0 My design uses an external IO pin as a clock source. This pin is NOT a dedicatd clock pin. I instantiated a altclkctrl bock ...