Is a way to produce a netlist with hierarchical flattening disabled, what settings are required to produce that? We tried finding a setting in the EDA Netlist writer that is a part of the Quartus synthesis flow that could do this but didn't find anything relevant.
Many Thanks