Calculating width of input port in Verilog module

I want to create a Verilog module which can be parameterized, but the width of the input port must be calculated at compile time. I'm using Intel Quartus Prime Lite 20.1. I want it to be exactly li...