sterckxNew Contributor4 years agoBug when saving Verilog HDl design I am using Quartus Prime Lite v21.1 After creating a project, I open a new Verilog HDL design. When trying to save the design, Quartus closes and nothing is saved. Is there a bug in the program? If...Show More
SyafieqSSuper Contributor4 years agoMay refer link below for supported OShttps://www.intel.com/content/www/us/en/support/programmable/support-resources/design-software/os-support.html
Recent DiscussionsMailbox Client IP - SEND_CERTIFICATE command through FPGA fabricQuartus did not startQuartusPro25.3 STA Erroragilex7 ram back-annotationQuartus crashes on long carry chain in Agilex 5 FPGAs