Forum Discussion

New Contributor

5 years ago

Bug msgdma ? - connecting JESD204 to ddr memory via msgdma

Hi, I am building a project aimed at saving data from the JESD204 interface to DDR4 memory using the msgDMA module. JESD204 is configured as - LMF - 882. So use 8 links. There are 256 bits of data ...

Pro.7z2 MB

AnilErinch_A_Intel

Frequent Contributor

4 years ago

Hi ,

Please let us know whether the work around has been found.

You can always make use the working reference designs like those given in below link as a starting point for comparing the configurations.

https://community.intel.com/t5/FPGA-Wiki/MSGDMA-design-example/ta-p/735335

Thanks and Regards

Anil

Forum Discussion

Bug msgdma ? - connecting JESD204 to ddr memory via msgdma

Recent Discussions

Quartus messages web search goes to Intel

Is Quartus Prime Pro 22.4 Compatible with Stratix 10 NX Series Device 1SN21CEU2F55E2VG?

Unable to download Quartus

Installer cannot establish connection with SSL error

Duplicate_hierarchy_depth / duplicate_register