Forum Discussion
Altera_Forum
Honored Contributor
12 years agoBuffer is a special VHDL requirement for output signals that are also read internal to the design. It has no actual meaning from a hardware viewpoint and no equivalent in other languages or block diagrams. I guess, generated HDL code will rather copy the internal signal than creating a buffer port, but as said it's functionally meaningless.