Block Diagram File with Parameters - Generate VHDL File not possible (for Simulation)

Hello, please tell me if i got something wrong in my workflow: 1. My Top-Level File is a BDF (Block Diagram File) 2. I placed VHDL Blocks including Generics which are seen as parameters in ...