Altera_ForumHonored Contributor14 years agoBad code, but no error, will settle for warning :) This code compiles(!). always @ (posedge clock ) begin state <= NextState; state <= state; state <= 0; end Using the SignalTap it appears that state gets set t...Show More
Recent Discussionsstarting to learn FPGAsqsys-generate outputs Info as ErrorTiming analysis - long combinational pathQuartus Prime Lite 25.1 License Error - "Unable to checkout a license" (SALT_LICENSE_SERVER)Regarding the issue of UFM not starting