Avalon st single clock fifo CSR address

Question

Hi,
I am using Avalon st single clock fifo...In that I want to enable the almost empty and almost full signal..For that I need to configure CSR address and CSR write data....

For this...I don't know to how to give CSR address and data...

Can anyone help me on this..

syafieqs · Answer

Hi Srinivasan,You may need to refer to link below for details related to Avalon-ST Single-Clock and Dual-Clock FIFO Cores- Thresholds. https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_embedded_ip.pdf#page=33

Forum Discussion

Avalon st single clock fifo CSR address

1 Reply

Recent Discussions

timing violation fix

Issues with downloading

Quartus Prime Lite 25.1 License Error - "Unable to checkout a license" (SALT_LICENSE_SERVER)

Quartus Prime Pro 26.1 - Where to find Documentation of new Signaltap features

Error (292014): Can't find valid feature line for core SLL_CA_HBC_T001_Hyperbus_Memory_Controller_10